



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/066,725	02/06/2002	Kaoru Murase	2002_0184A	4067
513 7590 02/01/2008 WENDEROTH, LIND & PONACK, L.L.P. 2033 K STREET N. W. SUITE 800 WASHINGTON, DC 20006-1021			EXAMINER HENNING, MATTHEW T	
			ART UNIT 2131	PAPER NUMBER
			MAIL DATE 02/01/2008	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

**Office Action Summary**

Application No.

10/066,725

Applicant(s)

MURASE ET AL.

Examiner

Matthew T. Henning

Art Unit

2131

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 29 October 2007.  
2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,2,4,7-14,17,18,22-26,28-31,34-36,38-41,44 and 46-48 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1,2,4,7-14,17,18,22-26,28-31,34-36,38-41,44 and 46-48 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☒ The specification is objected to by the Examiner.  
10) ☒ The drawing(s) filed on 06 February 2002 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application  
6) ☐ Other: \_\_\_\_\_



Art Unit: 2131

1 The following is a quotation of the first paragraph of 35 U.S.C. 112:

2 The specification shall contain a written description of the invention, and of the manner and process of making  
3 and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it  
4 pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode  
5 contemplated by the inventor of carrying out his invention.  
6  
7

8 Claims 1-2, 4, 7-14, 17-18, 22-24, and 46-48 are rejected under 35 U.S.C. 112, first  
9 paragraph, as failing to comply with the written description requirement. The claim(s) contains  
10 subject matter which was not described in the specification in such a way as to reasonably  
11 convey to one skilled in the relevant art that the inventor(s), at the time the application was filed,  
12 had possession of the claimed invention.

13 Claim 1 recites a computing device comprising "a processor". The examiner is unable to  
14 find support for this limitation, and the applicants have not shown where support can be found in  
15 the specification. The examiner notes that there is support for "a microcomputer".

16 Newly added claims 46-48 recite destroying a first sector of all of the I pictures  
17 **regardless of the processing capacity of the data nullification device".** The examiner is  
18 unable to find support for this limitation, and the applicants have not shown where support can  
19 be found in the specification.

20 Therefore, claims 1-2, 4, 7-14, 17-18, 22-24, and 46-48 are rejected for failing to meet  
21 the written description requirement of 35 USC 112 1<sup>st</sup> Paragraph.

22 ***Claim Rejections - 35 USC § 103***

23 Claims 1-2, 4, 7-8, 12-14, 22-26, 28, 31, 34-36, 38, 41, and 44, are rejected under 35  
24 U.S.C. 103(a) as being unpatentable over Matsushita (US Patent Number 6,694,002) hereinafter

Art Unit: 2131

1 referred to as Matsushita, and further in view of Masinter (US Patent Number 5,742,807), and  
2 further in view of Prasad (US Patent Number 5,826,083).

3       The applied references have a common assignee with the instant application. Based upon  
4 the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C.  
5 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37  
6 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the  
7 inventor of this application and is thus not an invention "by another"; (2) a showing of a date of  
8 invention for the claimed subject matter of the application which corresponds to subject matter  
9 disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference  
10 under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the  
11 application and reference are currently owned by the same party and that the inventor named in  
12 the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in  
13 accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the  
14 reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C.  
15 103(a). See MPEP § 706.02(I)(1) and § 706.02(I)(2).

16       Regarding claim 1, Matsushita disclosed a computing device comprising: a processor  
17 (See Matsushita Fig. 1 Element 11); and a data nullification device for nullifying at least a part of  
18 target data recorded on a recording medium, the target data being made up a plurality of data  
19 blocks (See Matsushita Abstract and Figs. 1 and 4), the data nullification device comprising: a  
20 first judging unit (See Matsushita Figs. 1 Element 18) operable to judge, for each data block of  
21 the target data, whether the data block needs be nullified (See Matsushita Fig. 4 Step S3a and  
22 Col. 6 Lines 31-57); and a nullifying unit (See Matsushita Fig. 1 Element 21) operable to, when a

1 predetermined number of data blocks are judged as needing to be nullified or when one or more  
2 data blocks whose total amount of data reaches a predetermined amount are judged as needing to  
3 be nullified, nullify the judged data blocks (See Matsushita Col. 6 Lines 41-54), but failed to  
4 specifically disclose a “sequential” nullifying unit operable to destroy only a part of a data block  
5 judged as needing to be nullified, the part including data necessary to utilize remaining parts of  
6 the data block; a processing capacity judging unit operable to judge whether the data nullification  
7 device has a processing capacity sufficient to destroy all data which is judged as needing to be  
8 nullified; and a total nullifying unit operable to destroy data which is included in the data block  
9 judged as needing to be nullified and is not destroyed by the sequential nullifying unit, when the  
10 processing capacity judging unit judges that the data nullification device has the sufficient  
11 processing capacity. However, Matsushita did disclose that the new data blocks were recorded  
12 to the same medium as the judged data blocks (See Matsushita Col. 5 Line 45 – Col. 6 Line 57  
13 “hard disk”), and disclosed “zeroing” the previously judged data (See Matsushita Col. 6 Lines  
14 51-54).

15 Conversely, Masinter teaches that for data which is encrypted by a key, it is much  
16 simpler to destroy the decryption key for the data, than to destroy all of the encrypted data itself  
17 (See Masinter Col. 2 Lines 57-61) and that the key used to encrypt and decrypt the data can be a  
18 hash of the data (See Masinter Col. 2 Lines 54-56).

19 Also, it was further well known that even without the knowledge of an encryption key,  
20 encrypted data can be recovered through a very long process known as a brute force attack.

21 Prasad teaches a system which self-regulates its consumption of CPU cycles involving  
22 monitoring the CPU load (See Prasad Abstract). Prasad further teaches that a CPU intensive

1 application includes mainline logic that are designed to be able to be executed at different  
2 functional levels, consuming different rates of CPU cycles, and self-regulating logic for  
3 monitoring CPU load, and decrementally adapting the CPU intensive application to decreasingly  
4 lower functional levels, and therefore lower rates of CPU cycle consumptions, in accordance to a  
5 set of adaptive policies. The set of adaptive policies specify a number of domain specific  
6 responses to various CPU load conditions. (See Prasad Col. 1 Lines 48-59) Prasad teaches that  
7 when the CPU load surpasses a threshold, the application is decreased to a lower functional level  
8 and vice versa. (See Prasad Summary of the invention and Col. 3 Lines 7-46).

9 It would have been obvious to employ the teachings of Masinter and Prasad in the  
10 content erasing system of Matsushita by employing a function which monitors the load on the  
11 processor of Matsushita, and when the load is above a certain threshold overwriting only the  
12 decryption key for each packet judged to be erased, and when the load is below the threshold  
13 overwriting each packet judged to be erased. This would have been obvious because the  
14 ordinary person skilled in the art would have been motivated to enable the system to adapt to  
15 processing load conditions, by destroying the packets using different methods which vary in  
16 CPU intensity during varying conditions of CPU load, while still ensuring that erased packets are  
17 not accessible via brute force attack.

18 Regarding claim 25, Matsushita disclosed A data nullification program embodied on a  
19 computer readable medium for nullifying at least a part of target data recorded on a recording  
20 medium, the target data being made up of a plurality of data blocks, the data nullification  
21 program causing a computer to execute of a method comprising: judging, for each data block of  
22 the target data, whether the data block needs to be nullified (See Matsushita Fig. 4 Step S3a and

Art Unit: 2131

Col. 6 Lines 31-57); receiving continuously transmitted data from an external device, and setting the received data as a new data block (See Matsushita Col. 5 Line 45 – Col. 6 Line 12); and overwriting, when predetermined number of data blocks are judged as needing to be nullified or when one or more data blocks whose total amount of data reaches a predetermined amount are judged as needing to be nullified, the judged data blocks (See Matsushita Col. 6 Lines 41-54) but failed to specifically disclose a “sequential” nullifying unit operable to destroy only a part of a data block judged as needing to be nullified, the part including data necessary to utilize remaining parts of the data block; a processing capacity judging unit operable to judge whether the data nullification device has a processing capacity sufficient to destroy all data which is judged as needing to be nullified; and a total nullifying unit operable to destroy data which is included in the data block judged as needing to be nullified and is not destroyed by the sequential nullifying unit, when the processing capacity judging unit judges that the data nullification device has the sufficient processing capacity. However, Matsushita did disclose that the new data blocks were recorded to the same medium as the judged data blocks (See Matsushita Col. 5 Line 45 – Col. 6 Line 57 “hard disk”), and disclosed “zeroing” the previously judged data (See Matsushita Col. 6 Lines 51-54).

Conversely, Masinter teaches that for data which is encrypted by a key, it is much simpler to destroy the decryption key for the data, than to destroy all of the encrypted data itself (See Masinter Col. 2 Lines 57-61) and that the key used to encrypt and decrypt the data can be a hash of the data (See Masinter Col. 2 Lines 54-56).

Also, it was further well known that even without the knowledge of an encryption key, encrypted data can be recovered through a very long process known as a brute force attack.



1           Prasad teaches a system which self-regulates its consumption of CPU cycles involving  
2   monitoring the CPU load (See Prasad Abstract). Prasad further teaches that a CPU intensive  
3   application includes mainline logic that are designed to be able to be executed at different  
4   functional levels, consuming different rates of CPU cycles, and self-regulating logic for  
5   monitoring CPU load, and decrementally adapting the CPU intensive application to decreasingly  
6   lower functional levels, and therefore lower rates of CPU cycle consumptions, in accordance to a  
7   set of adaptive policies. The set of adaptive policies specify a number of domain specific  
8   responses to various CPU load conditions. (See Prasad Col. 1 Lines 48-59) Prasad teaches that  
9   when the CPU load surpasses a threshold, the application is decreased to a lower functional level  
10   and vice versa. (See Prasad Summary of the invention and Col. 3 Lines 7-46).

11           It would have been obvious to employ the teachings of Masinter and Prasad in the  
12   content erasing system of Matsushita by employing a function which monitors the load on the  
13   processor of Matsushita, and when the load is above a certain threshold overwriting only the  
14   decryption key for each packet judged to be erased, and when the load is below the threshold  
15   overwriting each packet judged to be erased. This would have been obvious because the  
16   ordinary person skilled in the art would have been motivated to enable the system to adapt to  
17   processing load conditions, by destroying the packets using different methods which vary in  
18   CPU intensity during varying conditions of CPU load, while still ensuring that erased packets are  
19   not accessible via brute force attack.

20           Matsushita further failed to disclose the method being implemented in software.  
21   However, it was well know that the functionality of a system can be implemented in software in  
22   order to provide for greater ease of upgrade. Therefore, it would have been obvious to the

Art Unit: 2131

1 ordinary person skilled in the art at the time of invention to implement the system of Matsushita  
2 in software running on a processor. This would have been obvious because the ordinary person  
3 skilled in the art at the time of invention would have been motivated to ensure the system could  
4 be easily upgraded.

5       Regarding claim 35, Matsushita disclosed a data nullification method for nullifying at  
6 least a part of target data recorded on a recording medium, the target data being made up of a  
7 plurality of data blocks, the data nullification method comprising: judging, for each data block of  
8 the target data, whether the data block needs to be nullified (See Matsushita Fig. 4 Step S3a and  
9 Col. 6 Lines 31-57); receiving continuously transmitted data from an external device, and setting  
10 the received data as a new data block (See Matsushita Col. 5 Line 45 – Col. 6 Line 12); and  
11 overwriting, when predetermined number of data blocks are judged as needing to be nullified or  
12 when one or more data blocks whose total amount of data reaches a predetermined amount are  
13 judged as needing to be nullified, the judged data blocks (See Matsushita Col. 6 Lines 41-54) but  
14 failed to specifically disclose a “sequential” nullifying unit operable to destroy only a part of a  
15 data block judged as needing to be nullified, the part including data necessary to utilize  
16 remaining parts of the data block; a processing capacity judging unit operable to judge whether  
17 the data nullification device has a processing capacity sufficient to destroy all data which is  
18 judged as needing to be nullified; and a total nullifying unit operable to destroy data which is  
19 included in the data block judged as needing to be nullified and is not destroyed by the sequential  
20 nullifying unit, when the processing capacity judging unit judges that the data nullification  
21 device has the sufficient processing capacity. However, Matsushita did disclose that the new  
22 data blocks were recorded to the same medium as the judged data blocks (See Matsushita Col. 5

Line 45 – Col. 6 Line 57 “hard disk”), and disclosed “zeroing” the previously judged data (See Matsushita Col. 6 Lines 51-54).

Conversely, Masinter teaches that for data which is encrypted by a key, it is much simpler to destroy the decryption key for the data, than to destroy all of the encrypted data itself (See Masinter Col. 2 Lines 57-61) and that the key used to encrypt and decrypt the data can be a hash of the data (See Masinter Col. 2 Lines 54-56).

Also, it was further well known that even without the knowledge of an encryption key, encrypted data can be recovered through a very long process known as a brute force attack.

Prasad teaches a system which self-regulates its consumption of CPU cycles involving monitoring the CPU load (See Prasad Abstract). Prasad further teaches that a CPU intensive application includes mainline logic that are designed to be able to be executed at different functional levels, consuming different rates of CPU cycles, and self-regulating logic for monitoring CPU load, and decrementally adapting the CPU intensive application to decreasingly lower functional levels, and therefore lower rates of CPU cycle consumptions, in accordance to a set of adaptive policies. The set of adaptive policies specify a number of domain specific responses to various CPU load conditions. (See Prasad Col. 1 Lines 48-59) Prasad teaches that when the CPU load surpasses a threshold, the application is decreased to a lower functional level and vice versa. (See Prasad Summary of the invention and Col. 3 Lines 7-46).

It would have been obvious to employ the teachings of Masinter and Prasad in the content erasing system of Matsushita by employing a function which monitors the load on the processor of Matsushita, and when the load is above a certain threshold overwriting only the decryption key for each packet judged to be erased, and when the load is below the threshold

Art Unit: 2131

1   overwriting each packet judged to be erased. This would have been obvious because the  
2   ordinary person skilled in the art would have been motivated to enable the system to adapt to  
3   processing load conditions, by destroying the packets using different methods which vary in  
4   CPU intensity during varying conditions of CPU load, while still ensuring that erased packets are  
5   not accessible via brute force attack.

6           Regarding claims 2, 26, and 36, Matsushita, Masinter, and Prasad disclosed that the  
7   recording medium stores sequence information that shows a sequence in which the plurality of  
8   data blocks were recorded onto the recording medium and the judging unit judges, in succession,  
9   the plurality of data blocks in the sequence shown by the sequence information, as needing to be  
10   nullified (See Matsushita Figs. 1 and 4, and Col. 6 Lines 29-57).

11           Regarding claim 4, Matsushita, Masinter, and Prasad disclosed that each data block has a  
12   length corresponding fixed transmission time period, a specified number of recording areas  
13   which are each used as a recording area of a data block are reserved on the recording medium  
14   (See Matsushita Col. 5 Line 66 – Col. 6 Line 6).

15           Regarding claims 7, 12, 28, 31, 38, and 41, Matsushita, Masinter, and Prasad disclosed a  
16   utilizing unit operable to utilize the target data recorded on the recording medium, wherein the  
17   judging unit data block which was utilized by in units of data blocks, further judges that each the  
18   utilizing unit needs nullified (See Matsushita Col. 6 Lines 29-57).

19           Regarding claim 8, and 13 Matsushita, Masinter, and Prasad disclosed that the target data  
20   is content data which is transmitted from an external device and recorded on the recording  
21   medium (See Matsushita Col. 5 Lines 45-65 and Abstract), the content data is accompanied with  
22   copy control information showing whether copying of the content data is permitted or prohibited

Art Unit: 2131

1 (See Matsushita Col. 5 Lines 51-53), the utilizing unit reproduces the content data recorded on  
2 the recording medium, in units of data blocks, and only if the copy control information  
3 accompanying the content data shows that the copying of the content data is prohibited, the  
4 judging unit judges that each data block which was reproduced by the utilizing unit needs to be  
5 nullified (See Matsushita Col. 6 Lines 31-54).

6 Regarding claim 14, Matsushita, Masinter, and Prasad disclosed that the target data is  
7 accompanied with copy control information showing whether copying of the target data  
8 permitted or prohibited (See Matsushita Col. 5 Lines 51-53), the utilizing unit records the on the  
9 recording medium, to another target data recorded recording medium, units of data blocks, and  
10 only if the copy control information accompanying the target data shows that the copying of the  
11 target data is prohibited, the judging unit judges that each data block on the recording medium  
12 which was recorded by the utilizing unit needs to be nullified (See Matsushita Col. 6 Lines 31-54  
13 and Col. 6 Line 66 – Col. 7 Line 11).

14 Regarding claims 22, 34, and 44, Matsushita, Masinter, and Prasad disclosed that each  
15 data block recorded on the recording medium has been encrypted using an individual encryption  
16 key (See Matsushita Col. 5 Lines 57-62), and a decryption key for decrypting the encrypted data  
17 block is stored on the recording medium (See Matsushita Col. 5 Lines 57-62 and Col. 6 Lines  
18 41-45), and the sequential nullifying unit destroying the decryption key when the data block is  
19 judged to be erased (See the rejection of claim 1 above).

20 Regarding claim 23, the combination of Matsushita, Masinter, and Prasad disclosed an  
21 acquiring unit operable to acquire the target data in an encoded form (See Matsushita Col. 6  
22 Lines 41-45); a decoding unit operable to decode the encoded target data using a user key which

Art Unit: 2131

1 has been provided to authorized users in advance, to obtain the target data (See Matsushita Col. 6  
2 Lines 41-45); a key generating unit operable to generate an arbitrary encryption key and a  
3 decryption key corresponding to the encryption key, for each data block of the target data (See  
4 Masinter Col. 5 Lines 40-48); a data encrypting unit operable to encrypt the data block using the  
5 encryption key so that the encrypted data block can be decrypted using the corresponding  
6 decryption key (See Masinter Col. 2 Lines 54-56); a key encrypting unit operable to encrypt the  
7 decryption key using an identifier unique to the data nullification device (See Masinter Col. 4  
8 Paragraph 2); and recording unit operable to record the encrypted data block and the encrypted  
9 decryption key onto recording medium (See Matsushita Col. 5 Lines 45-65).

10 Regarding claim 24, the combination of Matsushita, Masinter, and Prasad disclosed that  
11 at least the decoding unit, the key generating unit, the data encrypting unit, and the key  
12 encrypting unit are contained in a single semiconductor chip (See Matsushita Fig. 1).

13 Claims 9-11, 29-30, and 39-40 are rejected under 35 U.S.C. 103(a) as being unpatentable  
14 over Matsushita, Masinter, and Prasad as applied to claims 1, 25, and 35 above, and further in  
15 view of Garfinkle (US Patent Number 5,400,402).

16 Regarding claims 9, 29, and 39, Matsushita, Masinter, and Prasad disclosed judging  
17 whether data blocks needed to be nullified or not (See Matsushita Col. 51-54), but failed to  
18 disclose the data blocks having an expiration time at which they would need to be nullified.

19 Garfinkle teaches that downloaded content should be given a time limit and once the time  
20 limit is reached the content should be erased (See Garfinkle Col. 2 Lines 26-35).

21 It would have been obvious to the ordinary person skilled in the art at the time of  
22 invention to employ the teachings of Garfinkle in the content system Matsushita, Masinter, and

1 Prasad by providing a time limit with the content packets and erasing the content packets once  
2 the time limit was over. This would have been obvious because the ordinary person skilled in  
3 the art at the time of invention would have been motivated to control the use of the received  
4 content.

5 Regarding claims 10, 30, and 40, see the rejection of claim 7 above.

6 Regarding claim 11, see the rejection of claim 8 above.

7 Claims 17, 18, and 46-48 are rejected under 35 U.S.C. 103(a) as being unpatentable over  
8 the combination of Matsushita, Masinter, and Prasad as applied to claim 1 above, and further in  
9 view of Boyce et al. (US Patent Number 5,717,816) hereinafter referred to as Boyce.

10 Matsushita, Masinter, and Prasad disclosed nullification of MPEG data, which includes I  
11 pictures, B pictures, and P pictures (See the rejection of claim 1 above and Matsushita Col. 1),  
12 but failed to disclose a unit for destroying only an I picture or the first sector of an I picture.

13 Boyce teaches that an I frame is necessary to support trick play of an MPEG (See Boyce  
14 Col. 4 Lines 37-47).

15 It would have been obvious to the ordinary person skilled in the art at the time of  
16 invention to employ the teachings of Boyce in the content reproduction system of Matsushita,  
17 Masinter, and Prasad by providing a unit for destroying I-frames or parts thereof. This would  
18 have been obvious because the ordinary person skilled in the art would have been motivated to  
19 provide a means for preventing trick play of an MPEG.

20 It further would have been obvious in this combination that in order delete the MPEG  
21 data entirely, the remaining portions of the I, B, and P, pictures would have been destroyed, and  
22 as discussed above, this would have been a more CPU intensive operation than destroying only a

Art Unit: 2131

1 portion of the I picture, and thus would be performed only when the CPU load was below a  
2 certain threshold as taught by Prasad. This would have been obvious because the ordinary  
3 person skilled in the art would have been motivated to allow the system to adapt to CPU loading  
4 conditions while still providing the desired functionality.

### 5 *Conclusion*


6 Claims 1-2, 4, 7-14, 17-18, 22-26, 28-31, 34-36, 38-41, 44, and 46-48 have been rejected.

7 Any inquiry concerning this communication or earlier communications from the  
8 examiner should be directed to Matthew T. Henning whose telephone number is (571) 272-3790.  
9 The examiner can normally be reached on M-F 8-4.

10 If attempts to reach the examiner by telephone are unsuccessful, the examiner's  
11 supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the  
12 organization where this application or proceeding is assigned is 571-273-8300.

13 Information regarding the status of an application may be obtained from the Patent  
14 Application Information Retrieval (PAIR) system. Status information for published applications  
15 may be obtained from either Private PAIR or Public PAIR. Status information for unpublished  
16 applications is available through Private PAIR only. For more information about the PAIR  
17 system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR  
18 system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). (

19  
20  
21  
22 /Matthew Henning/  
23 Assistant Examiner  
24 Art Unit 2131

  
**AYAZ SHEIKH**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2100**